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Abstract. The implementation of integrated circuits be-
comes more and more difficult in the Ultra-Deep-Submicron
regime due to sub-wavelength lithography issues. An ap-
proach called Brick-Based Design was recently proposed to
eliminate the disadvantages of staying with the classical ap-
proach to layout design. Prefix adders are a core component
in a wide variety of applications due to their high speed and
regular topology. In this paper, a modified prefix operator for
prefix adders is proposed which is well suited for brick-style
layout implementation and, in addition, offers an increase in
efficiency. The proposed operator makes it possible to use
a mirror gate for the generation of both generate and prop-
agate signals, which exhibits a forbidden input signal com-
bination. This “forbidden state” causes an increase in power
dissipation due to transient short circuit currents. The effect
of the forbidden state was quantified as part of a comparison
against the classical prefix operator, based on 64-bit Sklan-
sky adders implemented in a 40-nm CMOS technology. The
effects of the forbidden state were found to be well accept-
able. The implementation of the adder based on the proposed
prefix operator reduces the area by 29% while increasing the
power by 13% compared to one based on the classical oper-
ator.
1 Introduction
The continuous reduction of feature sizes in nanometer scale
technologies makes high-yield manufacturing at these tech-
nology nodes a growing challenge.
This is because classical minimum-space design rules can
not guarantee the effective usage of Resolution Enhance-
ment Techniques (RETs) that are necessary to tackle the sub-
wavelength lithography problems (Jhaveri et al., 2007). As a
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result, the yield is compromised and the circuit performance
is reduced due to variability issues (Tong et al., 2006).
A straight-forward way to solve this problem is to
use Design-For-Manufacturing (DFM or “Recommended”)
rules, which allow to keep the classical approach to layout
design, but usually cause a high area penalty.
As an alternative approach, it is possible to restrict allowed
patterns for layout generation to a small subset highly opti-
mized for lithography (“Restricted Patterning”) and, on the
other hand, keep or even relax the corresponding layout de-
sign rules (“Restricted Design Rules” with SRAM design
rules as a well-known example (Jhaveri et al., 2007; Lieb-
mann et al., 2009)). Using this design style, area savings of
15–25% compared to standard cells using DFM rules are ex-
pected (Goering, 2007).
Figure 1 shows a layout comparison between minimum-
spacing (MS) rules and DFM rules for an operator cell used
in carry prefix adders, the area saving is as high as 35%.
Note: Layout pictures do not comply to real design rules
to protect proprietary information.
In 2005, Kheterpal et al. (Kheterpal et al., 2005) proposed
the Brick-Based Design approach, where a small set of logic
primitives is mapped on cells called bricks, which are imple-
mented using the Restricted Patterning approach. To ensure
high yield manufacturability, the brick layout must comply
to the following rules (Jhaveri et al., 2007, 2009; Tong et al.,
2006; Liebmann et al., 2009; Kheterpal et al., 2005; Taylor
and Pileggi, 2007):
– unidirectional use of poly-, diffusion and metal layers,
– no jogs in poly layer,
– fixed pitch on poly/metal,
– high periodicity of layout structures.
Fast prefix adders based on the operator proposed by Brent-
&Kung (Brent and Kung, 1982), layout shown in Fig. 1, are
frequently used in a wide variety of applications due to their
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Abstract. The implementation of integrated circuits be-
comes more and more difficult in the Ultra-Deep-Submicron
regime due to sub-wavelength lithography issues. An ap-
proach called Brick-Based Design was recently proposed to
eliminate the disadvantages of staying with the classical ap-
proach to layout design. Prefix adders are a core component
in a wide variety of applications due to their high speed and
regular topology. In this paper, a modified prefix operator for
prefix adders is proposed which is well suited for brick-style
layout implementation and, in addition, offers an increase in
efficiency. The proposed operator makes it possible to use
a mirror gate for the generation of both generate and prop-
agate signals, which exhibits a forbidden input signal com-
bination. This “forbidden state” causes an increase in power
dissipation due to transient short circuit currents. The effect
of the forbidden state was quantified as part of a comparison
against the classical prefix operator, based on 64-bit Sklan-
sky adders implemented in a 40-nm CMOS technology. The
effects of the forbidden state were found to be well accept-
able. The implementation of the adder based on the proposed
prefix operator reduces the area by 29% while increasing the
power by 13% compared to one based on the classical oper-
ator.
1 Introduction
The continuous reduction of feature sizes in nanometer scale
technologies makes high-yield manufacturing at these tech-
nology nodes a growing challenge.
This is because classical minimum-space design rules can
not guarantee the effective usage of Resolution Enhance-
ment Techniques (RETs) that are necessary to tackle the sub-
wavelength lithography problems (Tejas Jhaveri et al., 2007).
As a result, the yield is compromised and the circuit perfor-
mance is reduced due to variability issues (K.Y. Tong et al.,
2006).
A straight-forward way to solve this problem is to
use Design-For-Manufacturing (DFM or “Recommended”)
rules, which allow to keep the classical approach to layout
design, but usually cause a high area penalty.
As an alternative approach, it is possible to restrict allowed
patterns for layout generation to a small subset highly opti-
mized for lithography (“Restricted Patterning”) and, on the
other hand, keep or even relax the corresponding layout de-
sign rules (“Restricted Design Rules” with SRAM design
rules as a well-known example (Tejas Jhaveri et al., 2007;
L. Liebmann et al., 2009)). Using this design style, area sav-
ings of 15-25% compared to standard cells using DFM rules
are expected (Richard Goering).
Fig. 1 shows a layout comparison between minimum-
spacing (MS) rules and DFM rules for an operator cell used
in carry prefix adders, the area saving is as high as 35%.
DFM rules
minimum spacing rules
A: −35%
Fig. 1. B&K prefix operator: MS vs. DFM rulesi . . fi t : . l .
high speed and high regularity compared to carry-lookahead
adders. All prefix adders consist of a pre-processing block,
prefix tree and post-processing block (see Fig. 2). Different
variants differ only in the topology of their prefix tree (Patil
et al., 2007). The pre-processing block computes generate
(gi), transmit (t i) and propagate (pi) signals for every weight
i based on the corresponding input bits ai and bi . In the
prefix tree these signals are used to compute carry bits ci in
every weight i. These carrys are fed to the post-processing
block which uses them together with the propagate signals to
generate the sum bits si .
In Kheterpal et al. (2005), a Kogge-Stone adder was re-
alized with a design-specific brick set and compared to an
implementation based on a commercial 90-nm standard cell
library. Results show that by using 8 different bricks, de-
lay is only increased by 6% and area only increased by 15%
compared to the standard-cell-based implementation without
layout pattern restrictions despite the much more limited lay-
out pattern set allowed in a brick based approach.
In this paper, a modified prefix operator, inherently, well
suited for implementation in a brick-style fashion is pro-
posed. Based on the properties of the brick-realization of
the operator, a complete brick set for the flexible realization
of arbitrary prefix adders is developed and implemented.
The paper is organized as follows: in Sect. 2 the mirror
gate used for the implementation of the proposed operator
is described and the motivation for its usage for brick-based
adder implementations is presented. Section 3 presents the
derivation of the modified prefix operator. A complete brick
set for the implementation of arbitrary adders based on the
proposed operator is developed in Sect. 4. In Sect. 5 a quan-
titative comparison between the proposed operator and the
one from Brent&Kung is presented, based on 64-bit Sklan-
sky adder implementations. The effect of the forbidden state
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Note: Layout pictures do not comply to real design rules to
protect proprietary information.
In 2005, Kheterpal et al. (V. Kheterpal et al., 2005) proposed
the Brick-Based Design approach, where a small set of logic
primitives is mapped on cells called bricks, which are imple-
mented using the Restricted Patterning approach. To ensure
high yield manufacturability, the brick layout must comply to
the following rules (Tejas Jhaveri et al., 2007; K.Y. Tong et
al., 2006; L. Liebmann et al., 2009; V. Kheterpal et al., 2005;
B. Taylor and L. Pileggi, 2007; Tejas Jhaveri et al., 2009):
– unidirectional use of poly-, diffusion and metal layers,
– no jogs in poly layer,
– fixed pitch on poly/metal,
– high periodicity of layout structures.
Fast prefix adders based on the operator proposed by Brent-
&Kung (R. Brent and H. Kung, 1982), layout shown in
Fig. 1, are frequently used in a wide variety of applica-
tions due to their high speed and high regularity compared
to carry-lookahead adders. All prefix adders consist of a
pre-processing block, prefix tree and post-processing block
(see Fig. 2). Different variants differ only in the topology of
their prefix tree (Patil et al., 2007). The pre-processing block
computes generate (gi), transmit (ti) and propagate (pi) sig-
nals for every weight i based on the corresponding input bits
ai and bi. In the prefix tree these signals are used to com-
pute carry bits ci in every weight i. These carrys are fed to
the post-processing block which uses them together with the
propagate signals to generate the sum bits si.
a i bi
s
i+1
pre−processing
stage 1
post−processing
prefix tree
Fig. 2. General building blocks of prefix adders
In (V. Kheterpal et al., 2005), a Kogge-Stone adder was re-
alized with a design-specific brick set and compared to an
implementation based on a commercial 90-nm standard cell
library. Results show that by using 8 different bricks, de-
lay is only increased by 6% and area only increased by 15%
compared to the standard-cell-based implementation without
layout pattern restrictions despite the much more limited lay-
out pattern set allowed in a brick based approach.
In this paper, a modified prefix operator, inherently, well
suited for implementation in a brick-style fashion is pro-
posed. Based on the properties of the brick-realization of
the operator, a complete brick set for the flexible realization
of arbitrary prefix adders is developed and implemented.
The paper is organized as follows: In section 2 the mir-
ror gate used for the implementation of the proposed oper-
ator is described and the motivation for its usage for brick-
based adder implementations is presented. Section 3 presents
the derivation of the modified prefix operator. A complete
brick set for the implementation of arbitrary adders based on
the proposed operator is developed in section 4. In section
5 a quantitative comparison between the proposed operator
and the one from Brent&Kung is presented, based on 64-bit
Sklansky adder implementations. The effect of the forbidden
state of the proposed operator at the presence of variability is
evaluated. Section 6 concludes this work.
2 Gate for brick implementation
The implementation of carry-generating gates in carry-look-
ahead adders using Branch-Based Logic (BBL) is a well-
known and frequently used approach ((A. Neve, D. Flandre,
H.Schettler, T. Ludwig and G. Hellner, 2002; J. Masgonty, C.
Arm and C. Piguet, 1991)). In BBL gates, the topologies for
p- and n-channel networks are created separately by form-
ing the gate’s pull-up and pull-down equations in a sum-of-
product fashion (J. Masgonty, C. Arm and C. Piguet, 1991).
As a result, every connection from supply to output and from
output to ground forms a simple, straight transistor stack
without internal branches, so intermediate parasitic capaci-
tances are reduced to a minimum. This leads to a smaller
delay and possibly to a smaller power dissipation.
The well known formula
ci+1= gi+ ti ·ci (1)
with
gi= ai ·bi, ti= ai+bi (2)
describes the computation of the carry in bit position i+1
depending on the local generate and transmit condition and
the incoming carry in bit position i. Equation 1 can be gen-
eralized to the form
Gi:k =Gi:j+T i:j ·Gj−1:k, (3)
where Gi:j and T i:j denote the group carry generate and
group carry propagate signals for weight i down to weight
j, respectively (Zimmermann, 1997). The inverted form of
equation 1
ci+1= gi+ ti ·ci (4)
i . . r l il i l s f r fi rs.
of the proposed operator at the presenc of vari bility is eval
uated. Section 6 co cludes this work.
2 Gate for brick implementation
The implementation of carry-generating gates in carry-look-
ahead adders using Branch-Based Logic (BBL) is a well-
known and frequently used approach (Neve et al., 2002; Mas-
gonty et al., 1991). In BBL gates, the topologies for p- and
n-channel networks are created separately by forming the
gate’s pull-up and pull-down equations in a sum-of-product
fashion (Masgonty et al., 1991).
As a result, every connection from supply to output and
from output to ground forms a simple, straight transistor
stack without internal branches, so intermediate parasitic ca-
pacitances are reduced to a minimum. This leads to a smaller
delay and possibly to a smaller power dissipation.
The well known formula
ci+1 = gi+ t i ·ci (1)
with
gi = ai ·bi, t i = ai+bi (2)
describes the computation of the carry in bit position i+1
depending on the local generate and transmit condition and
the incoming carry in bit position i. Equation (1) can be
generalized to the form
Gi:k =Gi:j +T i:j ·Gj−1:k, (3)
where Gi:j and T i:j denote the group carry generate and
group carry propagate signals for weight i down to weight
j , respectively (Zimmermann, 1997). The inverted form of
Eq. (1)
ci+1 = gi+ t i ·ci (4)
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can be implemented using an and-or-invert gate (aoi). Be-
cause of the fact that the conditions
gi= ai ·bi=1 and ti= ai+bi=0 (5)
can never happen simultaneously at the outputs of the adders
preprocessing block (neglecting delay effects for now), the
n-channel topology of the aoi gate can also be used in the p-
channel part, yielding a symmetric mirror gate which also is
a BBL-style gate ((A. Neve, D. Flandre, H.Schettler, T. Lud-
wig and G. Hellner, 2002), Fig. 3). The fact represented in
equation 5 motivates the usage of transmit conditions ti (A.
Weinberger and J.L. Smith, 1958) instead of the more com-
mon propagate conditions pi (R. Brent and H. Kung, 1982)
where (gi = 1,pi = ai⊕ bi = 0) is possible, preventing the
usage of a mirror gate.
Moreover, the dual expression
ci+1= gi ·(ti+ci) (6)
can be implemented using the mirror gate by interchanging
gi with ti, ti with gi and utilizing the absence of the input
state (gi=0,ti=1). Normally it would be necessary to im-
plement equation 6 using an or-and-invert gate (oai).
Fig. 3 shows the corresponding transistor schematics, de-
picting two alternative implementations for an oai and an aoi
gate, respectively. Fig. 3 a) shows the mirror gate with signal
names corresponding to the use as a replacement for an aoi
or an oai gate, respectively. Fig. 3 b) and Fig. 3 c) depict dif-
ferent versions of complex aoi and oai gates. Fig. 3 c) shows
delay-enhanced versions which trade an additional transistor
for the absence of additional branches in the n- or p-channel
topologies, which is inherent in the BBL mirror gate version.
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Fig. 3. Gate schematic comparison:
a) mirror gate b) 6-transistor complex gates
c) 7-transistor complex gates
Fig. 4 shows a comparison of the layout implementation of
the mirror gate and the six-transistor variant of the aoi gate.
The supply nodes of the mirror gate are located directly at
the cell boundary in a symmetrical fashion, which is not the
case for the aoi gate. This makes it possible to share the
supply nodes between adjacent mirror gates, hence, reducing
the area per gate significantly (-29% in 40-nm). The result-
ing cell rows are not only very dense, but also highly regular
without any poly jog. In contrast, the seven-transistor vari-
ants of aoi and oai can also share supply contacts over cell
boundaries, but not without poly jogs.
A comparison using a 90-nm technology shows that the pair
delay of the mirror gate is approximately 20% smaller com-
pared to a cascade of 6-transistor aoi and oai gates, depend-
ing on the fanout (post layout simulation/slow conditions).
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Fig. 4. Mask layout diagrams
3 Modified Prefix Operator
The main disadvantage of the described mirror gate is the
existence of a so-called forbidden input state. If the forbid-
den input combination is applied, a short current flows from
supply to ground. Taking a closer look at the mirror gate
shown in Fig. 3 a), it becomes clear that this happens for
T i:j =0,Gi:j =1 in the version corresponding to an aoi gate
and for T i:j =1,Gi:j =0 in the version corresponding to an
oai gate.
As mentioned earlier, it is always possible to use the mirror
gate in the first stage of the prefix graph directly after the
preprocessing (see Fig. 2), because the forbidden input state
is not present in the signal pairs gi,ti and gi,ti, respectively
(eq. 5) and the inputs of all prefix operators in this stage are
connected only to those signal pairs (wired to the operators
according to the identities gi=Gi:iand ti=T i:i).
The “•”-operator introduced by Brent and Kung (R. Brent
Fig. 3. Gate schematic comparison: (a) mirror gate, (b) 6-transistor
complex gates, (c) 7-transistor complex gates.
can be implemented using an and-or-invert gate (aoi). Be-
cause of the fact that the conditions
gi = a ·bi = 1 and t i = a +bi = 0 (5)
can never happen simultaneously at the outputs of the adders
preprocessing block (neglecting delay effects for now), the
n-channel topology of the aoi gate can also be used in the p-
channel part, yielding a symmetric mirror gate which also is
a BBL-style gate (Neve et al., 2002, Fig. 3). The fact repre-
sented in Eq. (5) motivates the usage of transmit conditions
t i (Weinberger and Smith, 1958) instead of the more com-
mon propagate conditions pi (Brent and Kung, 1982) where
(gi = 1,pi = ai⊕bi = 0) is possible, preventing the usage of
a mirror gate.
Moreover, the dual expression
ci+1 = gi ·(t i+ci) (6)
can be implemented using the mirror gate by interchanging
gi with t i , t i with gi and utilizing the absence of the input
state (gi = 0,t i = 1). Normally it would be necessary to im-
plement Eq. (6) using an or-and-invert gate (oai).
Figure 3 shows the corresponding transistor schematics,
depicting two alternative implementations for an oai and an
aoi gate, respectively. Figure 3a shows the mirror gate with
signal names corresponding to the use as a replacement for
an aoi or an oai gate, respectively. Figure 3b and Fig. 3c
depict different versions of complex aoi and oai gates. Fig-
ure 3c shows delay-enhanced versions which trade an addi-
tional transistor for the absence of additional branches in the
n- or p-channel topologies, which is inherent in the BBL mir-
ror gate version.
Figure 4 shows a comparison of the layout implementa-
tion of the mirror gate and the six-transistor variant of the aoi
gate. The supply nodes of the mirror gate are located directly
at the cell boundary in a symmetrical fashion, which is not
the case for the aoi gate. This makes it possible to share the
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can be implemented using an and-or-invert ga (aoi). Be-
cause of the fact that the conditions
gi= ai ·bi=1 and ti= ai+bi=0 (5)
can never happen simultaneously at the outputs of the adders
preprocessing block (neglecting delay effects for now), the
n-channel topology of the aoi gate can also be used in the p-
channel part, yielding a symmetric mirror gate which also is
a BBL-style gate ((A. Neve, D. Flandre, H.Schettler, T. Lud-
wig and G. Hellner, 2002), Fig. 3). The fact represented in
equation 5 motivates the usage of transmit conditions ti (A.
Weinberger and J.L. Smith, 1958) instead of the more com-
mon propagate c nditions pi (R. Brent and H. Kung, 1982)
where (gi = 1,pi = ai⊕ bi = 0) is possible, preventing the
usage of a mirror gate.
Moreover, the dual expression
ci+1= gi ·(ti+ci) (6)
can be implemented using the mirror gate by interchanging
gi with ti, ti with gi and utilizing the absence of the input
state (gi=0,ti=1). Normally it would be necessary to im-
plement equation 6 using an or-and-invert gate (oai).
Fig. 3 shows the corresponding transistor schematics, de-
picting two alternative implementations for an oai and an aoi
gate, respectively. Fig. 3 a) shows the mirror gate with signal
names corresponding to the use as a replacement for an aoi
or an oai gate, respectively. Fig. 3 b) and Fig. 3 c) depict dif-
ferent versions of complex aoi and oai gates. Fig. 3 c) shows
delay-enhanced versions which trade an additional tr sistor
for the b en e of ddi ional branches in the n- or p-channel
topologies, which is inherent in the BBL mirror gate version.
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Fig. 3. Gate schematic comparison:
a) mirror gate b) 6-transistor complex gates
c) 7-transistor complex gates
Fig. 4 shows a comparison of the layout implementation of
the mirror gate and the six-transistor variant of the aoi gate.
The supply nodes of the mirror gate are located directly at
the cell boundary in a symmetrical fashion, which is not the
case for the aoi gate. This makes it possible to share the
supply nodes between adjacent mirror gates, hence, reducing
the area per gate significantly (-29% in 40-nm). The result-
ing cell rows are not only very dense, but also highly regular
without any poly jog. In contrast, the seven-transistor vari-
ants of aoi and oai can also share supply contacts over cell
boundaries, but not without poly jogs.
A comparison using a 90-nm technology shows that the pair
delay of the mirror gate is approximately 20% smaller com-
pared to a cascade of 6-transistor aoi and oai gates, depend-
ing on the fanout (post layout simulation/slow conditions).
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Fig. 4. Mask layout diagrams
3 Modified Prefix Operator
The main disadvantage of the described mirror gate is the
existence of a so-called forbidden input state. If the forbid-
den input combination is applied, a short current flows from
supply to ground. Taking a closer look at the mirror gate
shown in Fig. 3 a), it becomes clear that this happens for
T i:j =0,Gi:j =1 in the version corresponding to an aoi gate
and for T i:j =1,Gi:j =0 in the version corresponding to an
oai gate.
As mentioned earlier, it is always possible to use the mirror
gate in the first stage of the prefix graph directly after the
preprocessing (see Fig. 2), because the forbidden input state
is not present in the signal pairs gi,ti and gi,ti, respectively
(eq. 5) and the inputs of all prefix operators in this stage are
connected only to those signal pairs (wired to the operators
according to the identities gi=Gi:iand ti=T i:i).
The “•”-operator introduced by Brent and Kung (R. Brent
Fig. 4. ask layout i r .
supply n d s between adjacent mirror gates, hence, reducing
the area per gate significantly (−29% in 40-nm). The result-
ing cell rows are not only very dense, but also highly regular
without any poly jog. In contrast, the seven-transistor vari-
ants of oi and o i can also shar supply contacts over cell
boundaries, but not without poly jogs.
A comparison using a 90-nm technology shows that the
pair delay of the mirror gate is approximately 20% smaller
compared to a cascade of 6-transistor aoi and oai gates, de-
pending on the fanout (post layout simulation/slow condi-
tions).
3 Modified prefix operator
The main disadvantage of the described mirror gate is the
existence of a so-called forbidden input state. If the for-
bidden input combination is applied, a short current flows
from supply to ground. Taking a closer look at the mirror
gate shown in Fig. 3a, it becomes clear that this happens for
T i:j = 0,Gi:j = 1 in the version corresponding to an aoi gate
and for T i:j = 1,Gi:j = 0 in the version corresponding to an
oai gate.
As mentioned earlier, it is always possible to use the mirror
gate in the first stage of the prefix graph directly after the
preprocessing (see Fig. 2), because the forbidden input state
is not present in the signal pairs gi,t i and gi,t i , respectively
(Eq. 5) and the inputs of all prefix operators in this stage are
connected only to those signal pairs (wired to the operators
according to the identities gi =Gi:iand t i = T i:i).
The “
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for ny Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden (Gi:i−1 ,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 i:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be genera ed at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i− and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a mod fied prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified op r tor. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,t )) means that input and output pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position i ide a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the ad er effici ncy, which strongly s gg sts the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, nd due to the
shareable supply contacts of the mirror gate depicted in F .
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
Adv. Radio Sci., 9, 1–??, 2011 www.adv-radio-sci.net/9/1/2011/
”-operator introduced by Brent and Kung (Brent
and Kung, 1982) is, for any Boolean variables g, t , gˆ and tˆ ,
defined as
(g,t)
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = ,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be tr smitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified oper tor, “”, to be used as a replacement f r
“•” exhibits the following pr perties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = ,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, whic strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented s efficiently as pos ible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contact of the mirror gate de icted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply cont ct
shari g, tw op rator ells are asc d hor zon al y, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
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4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
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Fig. 5 shows the comparison of “” implemented using mir-
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in combination with a nand-gate producing T i. Layouts are
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Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
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“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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Using the “•”-operator on the signal pairs generated in the
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The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
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saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
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their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
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is one for the modified operator. So the forbidden state
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The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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property with (gi,ti)) means that input and output pairs of
Tab. 1 both do not c ntain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property c n be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the r alization f arbitrary prefix adders
is derived based on t e pr sented modified prefix ope ator.
It is evident that the implementation of th perator cell(s) is
crucial for the adder efficiency, which strongly sug ests t e
layout adaption f the remaining ell to th layout of an op-
erator cell which is impl m te s efficiently as possible.
In modern deep-s b-micron CMOS technologies for which a
brick-b s d design style is dvantageous, the ratio of wiring
capacitance to gate capa itance is ver increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a mini um. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains w mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply conta t
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a br ck set for the realization of arbitrary prefix adders
is derived based o the presented modifi d prefix operat r.
It is evident that the implementation f the oper tor cell(s)
is cruc al for the adder effici ncy, which strongly sug e ts
the layout adaption of the r maining cells to th layout of an
operator cell which is implemented s efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-bas d design style is advantageous, the r ti
of wiring apacitance t gate capacitance is ever increasing
(?). To accommo ate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to t shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the ashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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” exhibits the foll wing prop rties
– ci+1 = G˜i∀i
– “” must e associative
– “” must be ide potent
– G˜i = 1,T˜ i = 0 ust never occur
The first three properties can be proved in analogy to “
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Table 1. Application of “•”-operator to output f preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operat r with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input a d output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. App ica ion of “•”-ope ator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is lready generated becaus of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To explo t this fac , a modified prefix operat r, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth t bl the modified operat r w th
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the m rked row, which
is one for the modified operator. So the forbid en state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i: −1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and utput pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ k = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-bas d design style is advantageous, the ratio of wiring
capacita ce to at capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be ke t at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitc f the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Deriva ion of brick set
Now brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evide t that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
oper tor cell which is impl mented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capac t nce to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
c ll contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascad d horizontally, which is indicated
by the dashed boxes in the perator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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”, so
these proves are omitted. The last property can be proved by
contradiction as follows
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and H. Kung, 1982) is, for any Boolean v ria les g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 t −1 Gi:i−1 T i:i−1
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1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the proc ss of carry generation due
to the fact h t th carry is already generated becaus of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair ( ˜i:i−1,T˜ i:i−1) can
ow only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and tput pairs f
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implem nted in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror g tes and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0
0 0 0 1 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · ˆ,g+ t · tˆ ). (8)
Comp ring the t uth table of the modified operator with the
truth tabl of the “•”-operator in Tabl ??, the only dif-
ference is the value of T i:i−1 n th marked row, which
is ne for th m dified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding ca ry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) me ns t at input and output pairs of
Table ?? both do not contain th forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a repl ement
for “•” exhibits the following pr perties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state ( i:i−1 =1,T i:i−1 =0) appears at the
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– “” mu t be associative
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4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that th implem ntation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a mini um. T erefore, and du to e
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the pro sed version is only at a
cell height of 1.33µm, using minimum-sized tra i t rs.
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Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
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4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is ev dent tha the implement ti n of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adap ion of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layo t generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, th following additional
cells are required:
– preprocessing:
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i f layouts ( S rules).
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation f t operator c ll(s)
is crucial for the adder efficiency, which strongly suggests
the layout aption of the remaining cells to the layout of an
ope ator cell which is impl mented as efficiently as possible.
In moder de p-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(Veendrick, 2000). To accommodate this fact, the bit slice
width should be kept at a minimum. Therefore, and due t
the shareable supply contacts of the mirror gate depicted in
Fig. 4, the operator cell contains two mirror gates on top of
each other as shown in Fig. 5. To show the effect of sup-
ply contact sharing, two operator cells are cascaded horizon-
tally, which is indicated by the dashed boxes in the operator
xamples. Implemented in a state-of-the-art 40-nm technol-
ogy, the resulting cell pitch of the proposed version is only
0.48 µm at a cell height of 1.33 µm, u ing minimum-sized
transistors.
Figure 5 shows the comparison of “” implemented using
mirror gates and “
4 I. Rust and T. G. Noll: A mod fied prefix op rator well su ted for area-efficient brick-based adder implementations
Tabl 1. Application of “•”- perat to utput of preproce sing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 1 0 0
0 1 1 0 0
1 0 0 0 0
1 0 1 0 1
1 1 1 1 1
1 0 0 1 0
1 0 1 1 1
1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and fined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table f the “•”-operator in Table ??, the only dif-
ference s he value of T i:i−1 in the marked row, which
is one for the modified oper tor. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is repla ed by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) hich is equivalent re arding rry
generation. Th f ct that the signal pair (G˜i:i−1,T˜ i:i−1) c
now o ly take the values (0,0), (0,1) and (1,1) (sharing this
property wit (gi,ti)) mea s t at input nd output pairs of
Table ?? both do not contain he for idden state. This is a
prerequisite to use th mirror gate at a y position inside a
prefix tr e.
The modified operator, “”, to be used as a replac m nt
for “•” exhibits the following prope ties
– ci+1 = G˜i∀i
– “” must be associative
– “” must b id mpotent
– G˜i = 1,T˜ i = 0 must never occur
Th first three properties can be proved in analogy to “•”, so
the r s are omitted. Th last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ nd
tˆ, defined s
(g, )•(gˆ,tˆ)= (g+ t · gˆ, · tˆ). (7)
Using th “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following op r tor cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be tr nsmitted from weight i−1.
Taking a closer look t Gi:i−1 an T i:i−1, it is obvious that
T i:i−1 is irrelevant f r the process f carry generation due
to e fact that the c rry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix perator, den ted as
“”, is introduced an efi as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the mo ified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replac d by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) whic is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the v lues (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means t at input and output pairs of
Tab. 1 both do ot contain the f rbidden state. This is a pre-
requisite to use th mirr r g te at any position inside a prefix
tre .
The modified operator, “”, to be used as a replacement f r
“•” exhibits the following properties
– ci+ = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The fi st three prope ties c n b proved in analogy t “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the present d modified prefix operator.
It is evident that the impl mentation of the operator cell(s) is
crucial for the add r effi iency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
rator ll which is impl me ted as efficiently as possible.
In m dern deep-sub-micron CMOS technologies for which a
brick-bas d design style s advantage us, the ratio of wiring
cap cit nce to gate capacitance is ever increa ing (Veen-
drick, 2000). To accommodat this fact, the bit lice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains tw mirror gates on t p of each
other as sh wn in Fig. 5. T show the effect of supply contact
sharing, two operator cells are ascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Impl mented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell eight f 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived b sed on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the add r effi iency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based desi n style is advantageous, the ratio
of wiring capacit nce to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Theref re, and due to the shareable sup-
ply co tacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in F g. ??. To show t effect f supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in st te-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combin tion with a n nd-gate producing T i . Lay-
outs re shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented imple ntation based on “” can be realized with
a smaller area than one based on “•” in combination with
th classical appr ach to layout generation despite the much
m re limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells ar required:
– preprocessing:
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” using the seven-transistor aoi gate for
Gi in combination with a nand-gate producing T i . Layouts
are shown for minimum spacing (MS) rules. Advantages
regarding area and regularity are evident. The area saving
of 29% clearly over-compensates the area increase of 15%
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using the Brick-Based Design methodology which was re-
ported in Kheterpal et al. (2005). Compared to the classical
implementation based on DFM rules (Fig. 1), the area sav-
ing is as high as 54%. Typically the area of prefix adders is
dominated by their prefix graph implementation. This means
that a brick-oriented implementation based on “” can be re-
alized with a smaller area than one based on “
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
4 I. Rust, T.G. Noll: A Modified Prefix Operator Well Suited for Area-Efficient Brick-Based Adder Implementations
and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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” in combina-
tion with the classical approach to layout generation despite
the much more limited layout features available in the brick
approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
– generation of gi , gi , t i and t i , requiring nand, nor
and two inverters,
– generation of pi from either gi and t i or gi and t i ,
requiring nor or nand, respectively,
– prefix graph:
– buffer(s),
– a single mirror-gate operator cell to us prior to
post-processing,
– post-processing:
– xor or xnor gate.
All additional bricks that were implemented are shown in
Fig. 6.
In consequence of the very small cell pitch in combina-
tion with a strict horizontal well- and substr te orie tation,
substrate- and well contacts are not needed in every single
cell. To use this as an advantage and at the same time keep-
ing the brick set small, dedicated substrate- and well columns
are used.
5 Comparison of operators
The decision to build the quantative comparison of the pro-
posed prefix operator with the B&K type on the Sklan-
sky topology is based on its advantages in the ultra deep-
submicron domain (Patil et al., 2007) were the modified op-
erator is beneficial regarding a brick-style implementation. It
combines the minimum possible logical depth with the min-
imum amount of wiring (paying the price in terms of max-
imum fanout), which tackles the aforementioned increasing
ratio of wiring capacitance to gate input capacitance. In ad-
dition, the increased delay per gate caused by the increased
ratio between threshold voltage magnitudes and supply volt-
age makes a small logical depth desirable.
A 64-bit Sklansky adder was implemented for each op-
erator variant using a physically oriented design flow and
minimum-space design rules. In both cases the bit slice width
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shown for minimum spacing (MS) rules. Advantages regard-
ing area and regularity are evident. The area saving of 29%
clearly over-compensates the area increase of 15% using the
Brick-Based Design methodology which was reported in (V.
Kheterpal et al., 2005). Compared to the classical implemen-
tation based on DFM rul s (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph im lementation. This m ans that a brick-
oriented implem ntation based on ’’ c n be ealized with
a smaller area than one based on ’•’ in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
– generation of gi, gi, ti and ti, requiring nand, nor
and two inverters,
– generation of pi from either gi and ti or gi and ti,
requiring nor or nand, respectively,
– prefix graph:
– buffer(s),
– a single mirror-gate operator cell to use prior to
post-processing,
– post-processing:
– xor or xnor gate.
All additional bricks that were implemented are shown in
Fig. 6.
In consequence of the very small cell pitch in combina-
tion with a strict horiz ntal well- and substrate rientation,
substrate- and well contacts are not eeded in every single
cell. To use this as an advantage and at the same time keep-
ing the brick set small, dedicated substrate- and well columns
are used.
5 comparison of operators
The decision to build t e quantative comparison of the pro-
posed prefix operator with the B&K type on the Sklan-
sky top logy is based on its advantages in the ultra deep-
submicron domain (Patil et al., 2007) were the mod fied op-
erator is beneficial regarding a brick-style implementatio . It
co bines the minimum possible logical depth with the min-
imum amount of wiring (paying the price in terms of max-
imum fanout), which tackles the aforementioned increasing
ratio of wiring capacitance to gate input capacita ce. In a -
dition, the increased delay per gate caused by the increased
ratio between threshold voltage magnitudes and supply volt-
age makes a small logical depth desirable.
XOR
single Operator
gn/g
tn/t
NAND
NOR
Buffer
Fig. 6. Additional bricks
A 64-bit Sklansky adder was implemented for each oper-
ator variant using a physically oriented design flow and
minimum-space design rules. In both cases the bit slice width
is determined by the width of the operator cell. Apart from
the cell width, all bricks re identical in both adders except
for the operators. All bricks feature minimum-sized transis-
tors (see Fig. 6). To drive the high-fanout wires, multiple
instances of minimum-sized buffers were used.
Fig. 7 shows the corresponding layouts, the version based
on the proposed operator exhibits an area 29% smaller than
the one based on the classical Brent&Kung approach. If the
influence of the larger bit slice pitch inside the conventional
adder on the area of the bricks used in both versions is elim-
inated, the BBL-based version has still an area advantage of
23%.
While featuring almost identical slow-corner delays (slow
model, 0◦C,0.9V) f 1121ps (’’) and 1128ps (’•’), the
power dissipation of the BBL-based adder was about 12.5%
higher (222.8 µW vs. 198.0 µW, simulated at 500MHz un-
der typical conditions). In terms of ATE efficiency, the BBL
Fig. 6. Additional bricks.
is determined by the width of the operator cell. Apart from
the cell width, all bricks are identical in both adders except
for the operators. All bricks feature minimum-sized transis-
tors (see Fig. 6). To drive the high-fanout wires, multiple
instances of minimum-sized buffers were used.
Figure 7 shows the corresponding layouts, the version
based on the proposed operator exhibits an area 29% smaller
than the one based on the classical Brent&Kung approach. If
the influence of the larger bit slice pitch inside the conven-
tional adder n the area of t e bricks used in both versions
is liminated, the BBL-ba ed ve sion has still an rea advan-
tage of 23%.
While featuring almost identical slow-corner delays (slow
model, 0 ◦C, 0.9 V) of 1121 ps (“”) and 1128 ps (“
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Tabl 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modifie perator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
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Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irr ev t for the process of arry generation due
to the fact that the carry is already generate beca se of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth tab e of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. The fact that the sig al pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property w th (gi,ti)) means that input and ou put pairs of
Tab. 1 both do not contain the forbidden stat . This s a pre-
requisite to use t e mirror gate at any position inside a prefix
tree.
The mo ified op rator, “”, to be used as a replacement for
“•” exhibits the following pro erties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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”), the
power dissipation of the BBL-based adder was about 12.5%
higher (222.8 µW vs. 198.0 µW, simulated at 500 MHz un-
der typical conditions). In terms of ATE efficiency, the
BBL version is 26% better than the conventional one. If
the aforementioned net logic area of the peripheral bricks is
taken into account for the conventional adder, an advantage
of 15% in ATE efficiency remains (Table 2). However, the
adder based on “” is 11% less efficient with respect to the
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Fig. 7. 64-bit Sklansky adder: Area comparison
version is 26% better than the conventional one. If the afore-
mentioned net logic area of the peripheral bricks is taken into
account for the conventional adder, an advantage of 15% in
ATE efficiency remains (Tab. 2). However, the adder based
on ’’ is 11% less efficient with respect to the energy-delay-
product (EDP). This is due to increased power dissipation
that is discussed below.
It was already shown in section 3 that the forbidden state
(Gi:k = 1,T i:k = 0) can not appear when ideal switching
conditions are assumed. In reality, switching conditions are
far from ideal, so delays between correspondingG and T sig-
nals can occur, temporarily, resulting in the forbidden state
at the input of a receiving mirror cell. Compared to a regular
CMOS gate under the influence of glitching, the power dissi-
pation of the mirror gate in the forbidden state can be much
higher due to the stronger short-circuit current.
To determine the fraction of the power increase caused by the
denser wiring of the BBL version, an additional adder based
on ’’ with the bit slice pitch from the ’•’-version was real-
ized and characterized. The power dissipation of this version
is still 10% higher than the one based on the classical ap-
proach, so it becomes apparent that the transient presence of
the forbidden state is responsible for most of the increase.
The peak current in the supply network is an indicator for the
impact of the forbidden state because of the aforementioned
strong short circuit current it may cause. The results summa-
rized in Tab. 2 show that the adder based on ’’ exhibits a
21% higher maximum VDD current than the one occurring
in the adder based on ’•’ (4.34mA compared to 3.60mA) in
a 500-cycle random simulation at typical conditions.
A strong increase of supply current amplitudes can be a
knock-out criterion for the usage of ’’, therefore the max-
imum possible increase must be determined. In the con-
sidered nanometer-scale technologies the variability of the
threshold voltage Vth can no longer be neglected and can
have a large impact on delay. This makes it necessary to
take a closer look at the consequences for the forbidden state
(FS). BSIM version 4.5 transistor models feature a parameter
BBL Conv.
Area/µm2 388.2 546.2(500.9)
Delay (w.c.)/ps 1121 1128
max. Supply Current/mA 4.34 3.60
Energy per Cycle/ µW
MHz
0.446 0.396
ATE-Efficiency (normalized) 1.26(1.15) 1
Table 2. 64-bit adder comparison (40-nm CMOS)
to model the effects of Vth variability, called DELVTO (BSI).
This parameter was used to model aggressive variability sce-
narios based on the layout-derived netlists of both adders.
The research results published in (Bernstein, K. et al., 2006)
show that the 3·σµ ratio of the Vth distribution for nominal de-
vices at nodes below 90nm can be up to 30%.
As a first step, all transistors in the netlists of both adder
versions which could affect a transient occurrence of the FS
were biased regarding Vth in a worst-case way by accelerat-
ing transitions which could possibly lead to the FS (e.g. the
rise transition of Gi:j or the fall transition of T i:j) and at the
same time slowing down transitions that are needed to exit
it. All Vth variations had a magnitude of 30% of the respec-
tive default values. As a result, die power dissipation of the
BBL adder was further increased by 6%, while the conven-
tional version only suffered an increase by 0.5%. The current
peaks were increased by 12% (’’) and 7% (’•’), respec-
tively. Surprisingly, the power dissipations of both adders
were much higher when applying the “best-case” Vth vari-
ation. In this case, the power increased by 12% for BBL
and 18% for the conventional adder. The greater increase
in the conventional version is due to the decreased fraction
of power dissipation caused by the FS, which is observable
at the current peaks (’’: -15%, ’•’:-9%). This observation
shows that, at least for the considered topology and transistor
widths, the effect of the FS can be clearly dominated by other
sources of power dissipation. This is ephasized by the power
results of five simulations based on normally-distributed ran-
dom Vth variations covering all transistors, were the power
increase compared to classical CMOS was between 13.1%
and 13.2% (max. current: 18% to 22%).
To determine which maximum supply currents can be ex-
pected due to the FS, special stimuli which favor its transient
occurrence were simulated. The first stimulus (i) is based on
the fact that, along paths between weights, the difference in
path delay between T and G can accumulate, possibly lead-
ing to FS with increased duration. On the other hand, switch-
ing activity is limited because propagate conditions need to
be fullfilled. The second stimulus (ii) tries to establish the
FS at the input of all operator bricks in the first row of the
adder’s prefix graph (Fig. 2) at once, thereby maximizing
the gates in FS simultaneously. The simulations were made
without Vth modifications as well as under the influence of
worst-case Vth settings. Again, the conventional adder was
Fig. 7. 64-bit l area co paris .
energy-delay-product (EDP). This is due to increased power
dissipation that is discussed below.
It was already shown in Sect. 3 that the forbidden state
(Gi:k = 1,T i:k = 0) can not appear when ideal switching con-
ditions are assumed. In reality, switching conditions are far
from ideal, so delays between corresponding G and T sig-
nals can occur, temporarily, resulting in the forbidden state
at the input of a receiving mirror cell. Compared to a regular
CMOS gate under the influence of glitching, the power dissi-
pation of the mirror gate in the forbidden state can be much
higher due to the stronger short-circuit current.
To determine he fraction of the power increase caused by
the d nser wiring of the BBL version, an dditi nal adder
based on “” with the bit slice pitch from t e “
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position nside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
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Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is already generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden st te
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equival nt r garding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Tab. 1 both do not contain the forbidden state. This is a pre-
requisite to use the mirror gate at any position inside a prefix
tree.
The modified operator, “”, to be used as a replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evi ent that the impl mentation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-based design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using m nimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evide t that the implementation of th operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ver increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
perator cells are c scaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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”-ver ion
w s realized and characterized. The power dissipation of this
version is still 10% high t an the one bas d on the clas ical
approach, so it becomes apparent that the transient presence
of the forbidden state is responsible for most of the increase.
The peak current in the supply network is an indicator for
the impact of the forbidden state because of the aforemen-
tioned strong short circuit current it may c use. The results
summarized in Table 2 show that the adder based on “”
exhibits a 21% higher maximum VDD current than the one
occurring in the adder based on “
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that th ca ry is already gen ed becaus of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced nd defin d s follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth ta le of the modified operator with the
truth table of the “•”-operator in Table ??, he only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalent regarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) nd (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequisite to use the mirror gate at any position inside a
prefix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of lay uts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in c mbination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implem ntation of he o erator cell(s)
is c ucial for the adder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout f n
operator cell which is imp emented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-b sed design style is advantageous, atio
of wiring capaci ance to gate capacitance is ever increasing
(?). To accommodate this fact, the bit slic width hould be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mi ror gate depicted in Fi . 4, th operator
cell contains two mirror gates on top of each other as sh wn
in Fig. ??. To show the effect of supply contact sharing, two
operator cells r casc ded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm tec nology, the r sulting cell pitch
of the proposed versi n is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implement d u -
ing mirror ga es and “•” using the s ven-transistor aoi g te
for Gi in combination with a nand-gate pro ucing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The ar a
saving of 29% cl arly over-c mp nsat the rea crease
of 15% using the Brick-Based Design methodology which
was reported in ?. Compa to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically th area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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” (4.34 mA compared to
3.60 mA) in a 500-cycle random simulation at typical condi-
tions.
A strong increase of supply current amplitudes can be a
knock-out criterion for t e usage of “”, therefore the max-
im m possible increase must be determined. In the con-
sidered nanometer-scale technologies the variability of the
threshold voltage Vth can no longer be eglected and can
have a large impact on delay. This makes it necessary to
take a closer look at the consequences for the forbidden state
(FS). BSIM version 4.5 tra sistor models feature a param-
eter to mod l the effects of Vth variability, called DELVTO
(BSI, 2005). This parameter was used to m del aggressive
v riabil ty sce arios based on the lay ut-derived etli ts of
both adders. The research results published in Bernstein et
Table 2. 64-bit adder comparison (40-nm CMOS).
BBL Conv.
Area/µm2 388.2 546.2(500.9)
Delay (w.c.)/ps 121 1128
Max. supply current/mA 4.34 3.60
Energy per cycle/µW MHz−1 0.446 0.396
ATE-Efficiency (normalized) 1.26(1.15) 1
al. (2006) show that the 3·σ
µ
ratio of the Vth distribution for
nom al d vices nodes below 90nm can be up to 30%.
As a first step, all transisto s in the netlists of both adder
versions which could affect a transient occurrence of the FS
were biased regarding Vth in a worst-case way by accelerat-
ing transitions which could possibly lead to the FS (e.g. the
rise transition of Gi:j or the fall transition of T i:j ) and at the
same time slowing down transitions that are needed to exit
it. All Vth variations had a magnitude of 30% of the respec-
tive default values. As a result, die power dissipation of the
BBL dder was further increased by 6%, while the conven-
tional version only suffered n increase by 0.5%. Th current
p aks were increased by 12% (“”) and 7% (“
4 I. Rust and T. G. Noll: A modified prefix operator w ll suited for area-efficient brick-based adder implementations
Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth table of the modified operator with the
truth table of the “•”-operator in Tabl ??, the only dif-
ference is the v lu of T i:i−1 in the marked row, which
is one for the modified operator. So the forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replaced by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) which is equivalen egarding carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input an output pairs of
Table ?? both do not contain the forbidden state. This is a
prerequ site to use th mirror g te at any position inside a
pr fix tree.
The modified operator, “”, to be used as a replacement
for “•” exhibits the following properties
– ci+1 = G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Boolean variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using the “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator to output of preprocessing
row marked in gray, because a carry would be generated at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and T i:i−1, it is obvious that
T i:i−1 is irrelevant for the process of carry generation due
to the fact that the carry is alr ady generated because of
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Comparing the truth table of the modified operator with
the truth table of the “•”-operato in Tab. 1, the only dif-
ference is the value of T i:i−1 in the marked row, which
is one for the modified operator. So the for idden state
(Gi:i−1 = 1,T i:i−1 = 0) is r placed by the allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equival nt egarding carry
gen ration. The fact hat the signal pair (G˜i: −1,T˜ i:i−1) can
now only t ke the value (0,0), (0,1) and (1,1) (sharing this
prop rty with (gi,ti)) means that input an ou put pa rs of
Tab. 1 both do not c ntain the forbidden state. This is a pre-
requisite to use the mirror gate at any p siti n inside a prefix
tr e.
Th m dified op rato , “”, t be used as replacement for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must be idempotent
– G˜i=1,T˜ i=0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-bas d design style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). T accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other as shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indicated by the dashed boxes in the operator examples.
Implemented in a state-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows the comparison of “” implemented using mir-
ror gates and “•” using the seven-transistor aoi gate for Gi
in combination with a nand-gate producing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is derived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the dder efficiency, which strongly suggests
the layout adaption of the remaining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a brick-based design style is advantageous, the ratio
of wiring capacitance to gate capacitance is ever increasing
(?). To accommodat this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contains two mirror gates on top of each other as shown
in Fig. ??. To show the effect of supply contact sharing, two
operator ells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in a state-of-the-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µm, using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combination with a nand-gate producing T i . Lay-
outs are shown for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
was reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix graph implementation. This means that a brick-
oriented implementation based on “” can be realized with
a smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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”), respec-
tively. Surprisingly, the power dissipations of both adders
were uch higher when pplying the “best-case” Vth vari-
ation. In this c , the power increased by 12% for BBL
and 18% for the conv nti nal adder. The greater increase in
the conventional version is due to the decreased fraction of
p wer dissipation caused by the FS, which is obse vable at
the current peaks (“”: −15%, “
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Table 1. Application of “•”-operator to output of preprocessing.
gi t i gi−1 t i−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
to the fact that the carry is already generated because of
Gi:i−1 = 1 (?).
To exploit this fact, a modified prefix operator, denoted as
“”, is i roduced and defined as follows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ ). (8)
Comparing the truth tabl of the modified operator with the
truth table of the “•”-operator in Table ??, the only dif-
ference is th value of T i:i−1 in the marked row, which
is one for the modified operator. So he forbidden state
(Gi:i−1 = 1,T i:i−1 = 0) is replac by the allowed state
(G˜i:i−1 = 1,T˜ i:i−1 = 1) whic is equivalent regar ing carry
generation. The fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
now only take the values (0,0), (0,1) and (1,1) (s aring this
property with (gi,ti)) mea s that input and output pairs of
Table ?? both do n t contain the forbidd n state. This is a
prerequisite to use the irror gate at any position inside a
prefix tree.
The m dified operator, “”, t be used as a replacement
fo “•” exhibits the f llowing properties
– ci+1 = G˜i∀i
– “” must be ssociative
– “” must be idempotent
– G˜i = 1,T˜ i = 0 must never occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k = 1,T˜ i:k = 0
⇒ G˜i:j + T˜ i:j ·G˜j−1:k = 1
G˜i:j + T˜ i:j · T˜ j−1:k = 0
⇒ G˜j−1:k = 1,T˜ j−1:k = 0
j → k+2 :
⇒ gk+1+ tk+1 ·gk = 1,
gk+1+ tk+1 · tk = 0,
⇒ gk = ak ·bk = 1,tk = ak+bk = 0 qed.
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and H. Kung, 1982) is, for any Bool an variables g, t, gˆ and
tˆ, defined as
(g,t)•(gˆ,tˆ)= (g+ t · gˆ,t · tˆ). (7)
Using “•”-operator on the signal pairs generated in the
pre-processing block creates the forbidden state at the inputs
of the following operator cells (Tab. 1).
The forbidden state (Gi:i−1 =1,T i:i−1 =0) appears at the
gi ti gi−1 ti−1 Gi:i−1 T i:i−1
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 1 0 0
0 1 0 0 0 0
0 1 0 1 0 1
0 1 1 1 1 1
1 1 0 0 1 0
1 1 0 1 1 1
1 1 1 1 1 1
Table 1. Application of “•”-operator t output of preprocessing
row marked in gray, ecause a carry would be genera ed at
weight i, but none would be transmitted from weight i−1.
Taking a closer look at Gi:i−1 and i:i−1, it is bvious that
T i:i−1 is irr levant for the process of c rry generation due
to the fact that the carry is already generated because f
Gi:i−1=1 (R. Brent and H. Kung, 1982).
To exploit this fact, a modified prefix operator, denoted as
“”, is introduced and defi ed as f llows
(g,t)(gˆ,tˆ)= (g+ t · gˆ,g+ t · tˆ). (8)
Compari g the truth table of the modified operator with
the truth table of the “•”-operator in Tab. 1, the o ly dif-
ference is the value of T i:i−1 in the marked row, which
is on f r the modifi d operator. So the forbidd n st t
(Gi:i−1 = 1,T i:i−1 = 0) is r placed by th allowed state
(G˜i:i−1 =1,T˜ i:i−1 =1) which is equivalent regarding carry
generation. T e fact that the signal pair (G˜i:i−1,T˜ i:i−1) can
n w only take the values (0,0), (0,1) and (1,1) (sharing this
property with (gi,ti)) means that input and output pairs of
Tab. 1 b th do not contain th forbidden tate. This is a pre-
r quisite o us the mirror gate at any position inside a prefix
t e.
The modified operator, “”, to be used s a r placem nt for
“•” exhibits the following properties
– ci+1= G˜i∀i
– “” must be associative
– “” must b idempotent
– G˜i=1,T˜ i=0 must n er occur
The first three properties can be proved in analogy to “•”, so
these proves are omitted. The last property can be proved by
contradiction as follows
G˜i:k =1,T˜ i:k =0
⇒ G˜i:j+ T˜ i:j ·G˜j−1:k =1
G˜i:j+ T˜ i:j · T˜ j−1:k =0
⇒ G˜j−1:k =1,T˜ j−1:k =0
j → k+2 :
⇒ gk+1+ tk+1 ·gk =1,
gk+1+ tk+1 · tk =0,
⇒ gk = ak ·bk =1,tk = ak+bk =0 qed.
4 Derivation of brick set
Now a brick set for the realization of arbitrary prefix adders
is d rived ba ed on th presented modified prefix operator.
It is eviden that the implementation of the operator cell(s) is
crucial for the adder efficiency, which strongly suggests the
layout adaption of the remaining cells to the layout of an op-
erator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for which a
brick-bas d sign style is advantageous, the ratio of wiring
capacitance to gate capacitance is ever increasing (Veen-
drick, 2000). To accommodate this fact, the bit slice width
should be kept at a minimum. Therefore, and due to the
shareable supply contacts of the mirror gate depicted in Fig.
4, the operator cell contains two mirror gates on top of each
other s shown in Fig. 5. To show the effect of supply contact
sharing, two operator cells are cascaded horizontally, which
is indic ted by the dashed b xes in the operator examples.
Imp emented in a sta e-of-the-art 40-nm technology, the re-
sulting cell pitch of the proposed version is only 0.48µm at a
cell height of 1.33µm, using minimum-sized transistors.
A: −29% ’   ’’   ’
Fig. 5.  vs. •: comparison of layouts (MS rules)
Fig. 5 shows comparison of “” impl ented using mir-
ror gates and “•” using the seven-transistor aoi g te or Gi
in combination with a nand-gate roducing T i. Layouts are
Fig. 5.  vs. •: co ri r les).
4 Derivation of brick set
No a brick set for the r alization of arbitrary prefix add rs
is erived based on the presented modified prefix operator.
It is evident that the implementation of the operator cell(s)
is crucial for the adder efficiency, which strongly suggests
the layout adaption of the re aining cells to the layout of an
operator cell which is implemented as efficiently as possible.
In modern deep-sub-micron CMOS technologies for
which a b ick-based design style is advantageous, the ratio
of wiring capacitance to ga e capacitance is ever increasing
(?). To accommodate this fact, the bit slice width should be
kept at a minimum. Therefore, and due to the shareable sup-
ply contacts of the mirror gate depicted in Fig. 4, the operator
cell contai s two mirror gates on top of each other as shown
n Fig. ??. To show the effect of supply contact sharing, two
ope ator cells are cascaded horizontally, which is indicated
by the dashed boxes in the operator examples. Implemented
in state-of-t e-art 40-nm technology, the resulting cell pitch
of the proposed version is only 0.48 µm at a cell height of
1.33 µ , using minimum-sized transistors.
Figure ?? shows the comparison of “” implemented us-
ing mirror gates and “•” using the seven-transistor aoi gate
for Gi in combi ation with a nand-gate producing T i . Lay-
outs are s own for minimum spacing (MS) rules. Advan-
tages regarding area and regularity are evident. The area
saving of 29% clearly over-compensates the area increase
of 15% using the Brick-Based Design methodology which
w s reported in ?. Compared to the classical implementa-
tion based on DFM rules (Fig. 1), the area saving is as high
as 54%. Typically the area of prefix adders is dominated by
their prefix grap implementation. This means that a brick-
oriented implementation based on “” can be realized with
smaller area than one based on “•” in combination with
the classical approach to layout generation despite the much
more limited layout features available in the brick approach.
To build a complete prefix adder, the following additional
cells are required:
– preprocessing:
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”: −9%). This observation
shows that, at least for the considered topology and transistor
widths, the effect of the FS can be clearly d minated by other
sources of power dissipation. This is ephasized by the power
results of five simulations based on normally-distributed ran-
dom Vth variations cov ring all tr nsistors, were the powe
increase compared to classical CMOS was between 13.1%
and 13.2% (max. current: 18% to 22%).
To determine which maximum supply currents can be ex-
pected due to the FS, special stimuli which favor its transient
occurrence were simulated. The first stimulus (i) is based on
the fact that, along paths betwee weights, the difference in
path delay betw en T and G can accumulate, possibly lead-
ing to FS with increased duration. On he other hand, switch-
ing activity is lim ted because propagate conditions need to
be fullfilled. The second stimulus (ii) tries to establish the FS
at the input of all operator bricks in the first row of the adder’s
prefix graph (Fig. 2) at once, thereby maximizing the gates in
FS simultaneously. The simulations were made without Vth
modifications as well as unde the influence of worst-case Vth
settings. Ag in, he conventi nal adder was simulated using
the ame setup (Table 3).
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Table 3. Adder comparison: worst-case stimuli.
BBLnc Conv.nc BBLwc Conv.wc
Imax,(i)/mA 3.27 3.33 5.17 3.08
Ecyc,(i)/µW MHz−1 0.394 0.386 0.502 0.399
Imax,(ii)/mA 6.94 6.55 9.14 7.12
Ecyc,(ii)/µW MHz−1 0.541 0.541 0.547 0.528
While the supply current peaks are considerably increased
in the BBL-based adder when passing over to the worst-case
Vth distribution, the magnitudes of energy per cycle as well
as peak currents are perfectly acceptable. Stimulus (i) shows
a notable relative increase in energy per cycle and peak cur-
rent, but both parameters have low amplitudes. Stimulus (ii),
on the other hand, causes a high energy per cycle of the
BBL-based adder in absolute terms, but without any impor-
tant increase when applying the worst-case Vth distribution
and without much difference to the classical implementation.
Considering the variability-limiting nature of the brick-style
layout approach, it can be expected that, in reality, the in-
crease in power dissipation caused by the forbiddden state
will be much lower compared to the presented values, be-
cause the results are based on extremely pessimistic assump-
tions regarding variability. In addition, because the brick-
style approach could make the usage of restricted layout rules
possible, the area savings regarding the operator cell could
exceed the 54% reduction based on minimum space rules in
comparison to DFM rules.
6 Conclusions
To improve the realization of arbitrary prefix-based carry-
propagate adders in a brick-based design style, a modified
version of the prefix operator introduced by Brent&Kung
was presented. This operator is usable for any prefix tree, us-
ing a 3-input mirror gate as a replacement for the classical aoi
and oai gates. It was shown that this gate is very well suited
for realization as a brick. Based on the resulting operator
layout, a complete brick set for prefix adder implementations
was created and used to implement a 64-bit Sklansky adder.
To carry out an in-depth comparison of the proposed opera-
tor with the classical one from Brent&Kung, a version of this
adder based on the classical approach was also realized. Both
adders were comprehensively characterized and compared,
showing that the ATE efficiency of the adder based on the
proposed operator is 15% higher. We have also shown that
the forbidden state inherent to the modified prefix operator
does not significantly increase power dissipation or current
peaks.
In conclusion, the presented approach to prefix adders
offers a highly efficient alternative implementation
for nanometer-scale technologies where Design-for-
Manufacturability and Design-for-Yield is increasingly
important.
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